Modulators (LPDS) architecture to improve the noise shaping for high frequency applications. The errors resulting from approximations made by calculating with 1/2 N coefficients are compensated. Simulations with extracted parasitics of the layout are made and give a SNDR of 111dB, 3.8mW power consumption at 4GHz in 65nm CMOS technology for UMTS standard.
I. INTRODUCTION
The world of mobile telecommunications is in constant evolution. The appearance of new services leads to increases in bandwidth and carrier frequencies. Furthermore, the power consumption of mobile devices must be as low as possible in order to increase the usage time of batteries.
These constraints suggest the use of circuit blocks with high efficiency at high frequencies. A "full-digital" system would achieve these goals more easily than a RF analog system because digital technology has many advantages. First, use of digital CMOS technology allows for a reduction in cost, die area and energy consumption. Second, a nano-scale technology allows for operation at high sampling frequencies. Finally, a digital system is easily reconfigurable in order to have a multistandard chip.
The "full-digital" system described herein is composed of two parts. The first part is configured to shape the signal from the base band using interpolators and Delta Sigma Modulators (DSM) like [1] . The second part amplifies the signal prior to transmission. For the second part, a high efficiency switching mode power amplifier (PA) is used. The approach of using these different parts in an emitter was first presented by A. Jayaraman and al. [2] .
This article focuses primarily on a LPDS modulator. Improvements were made over a classical feedback modulator of the Cascade-of-Integrators FeedBack (CIFB) type [3] . This modulator has been optimized in order to compensate the errors resulting from approximations made by calculating with 1/2 N coefficients. By re-injecting this error in the loop through an appropriate structure, it is possible to improve the noise shaping. In section II, a comparative study between a classical LPDS and the proposed LPDS is discussed. Section III, describes the implementation of the LPDS in 65nm CMOS technology and presents layout extraction (Resistors + Capacitors + Coupling Capacitors, (R+C+CC)) simulation results in 
II. COMPARISON BETWEEN A CLASSICAL LPDS AND THE
NEW LPDS A. Classical LPDS Fig.1 presents a typical LPDS architecture used in digital modulators. All coefficients are represented by power of two in order to simplify the calculations. To minimize the number of bits in the LPDS, 1/c i coefficients are used after the integrator. However in a digital LPDS, calculations are made with integer numbers so the use of coefficients like 1/2 N leads to introduction of truncation errors. In pratice the N Least Significant Bits (LSB), which represent the truncation error, are lost. A LPDS can be described by two transfer functions, a Signal Transfer Function (STF) and a Noise Transfer Function (NTF). The truncation error can be represented by noise sources e i added after the coefficients as illustrated in Fig.1 . With these two noise sources, a new NTF can be calculated (X = 0) :
where We make the approximation that the quantification error Q and the truncation errors e 1 and e 2 are white noise sources with the same variance (σ). So, it is possible to determine the total NTF (N T F total ) which represents the global noise shaping of the LPDS. As discussed above, the truncation errors due to the calculations, with 1/2 N coefficients, decrease the SNDR because the two new noise sources are added (e 1 and e 2 ). In order to decrease the impact of these two noise sources, the truncation error (deleted bits) are re-injected before the coefficients through a filter as shown in 
As shown by these equations, the ideal NTF (Ω) is not modified. The correction circuits change only the noise shaping of the truncation errors. Source e 1 is integrated and delayed once, and e 2 is delayed of one step. Fig.5 shown the new NTF. Source e 1 increases the noise in all the band and e 2 leads to the same noise shaping as the quantization error Q. The noise due to the truncation errors is reduced so the N T F total is closed to the N T F ideal relative to the N T F total of the uncorrected LPDS. Normalized frequency 
C. Comparison of the two LPDS
We have demonstrated that it is possible to improve the noise shaping of a LPDS by taking into account and correcting the truncation error. In order to verify this improvement a simulation is made with a 2.5MHz sinusoidal input and a sampling frequency of 3.96GHz. Fig.6 shows the output spectrum of the two LPDS. In the twenty first MHz, the noise is reduce by 25dB with the improved LPDS. The noise shaping is also better in the [0;200]MHz band with the proposed LPDS relative to the classical LPDS. Potentially, using two improved LPDS in an IQ transmitter as described in [4] [5] would allow a noise decrease in a band of 400M Hz centered on the carrier Classical LPDS Improved LPDS Fig. 6 . Comparison between the output spectrum of the 2 LPDS for a 2.5MHz sinusoidal input at 3.96GHz sampling frequency frequency. We break down the LPDS in three stages. The first and second stages are composed of an integrator and a correction circuit (or a 1/2 N coefficient for the classical LPDS). The third stage includes the last integrator. Observing the signal after the integrators and the correction circuits (or 1/2 N coefficient), one can see why the noise increases in the low frequencies in a classical LPDS. Fig.7 represents the histograms of each signal for the different LPDS. In the first stage, signals have the same dispersal. Nevertheless, after the integrator of the second stage, a non-zero offset appears in the classical LPDS case. This offset is due to the integration of the truncation error which leads to an increase in the noise at low frequency. Reduction of the truncation error using the correction circuit discussed herein decreases this offset close to zero and as a result reduces the noise at low frequency. Operation with the 1/c 2 coefficient reduces considerably the number of bits, and the representation of signals is centered around zero. In the third stage, the truncation error results in further offset at the integrator output. This offset is again reduced when the correction circuit is included in the DSM. The correction circuit results in an output of the integrator that is approximately symmetric around zero. As can be seen in 
III. IMPLEMENTATION OF THE CORRECTED LPDS

A. Number of useful bits
The main design objectives are the total power consumption, the die area and the maximum sampling frequency (F s ). The use of a correction circuit does not increase the number of useful bits in the LPDS as can be seen in II-C. Fig.8 represents the simulated histograms of signals within the improved LPDS with a WCDMA input signal. The 12 bits WCDMA input signal sampled at 3.84MHz has been interpolated to F s and shape once by a multi-bit Multi-stAge noise SHaping (MASH) [6] LPDS in order to have 4 bits at the third order LPDS input. These histograms illustrate the number of useful bits with this type of input. As can be seen, the two first integrators have the maximum dispersal, [−22; 22] and [−16; 17] respectively. Number of useful bits is the number of bits required to represent this dispersal and a sign bit. In this LPDS and for this input signal, the number of useful bits is 6 (5 bits for the number and 1 for the sign). Fig.9 -a displays the schematic of the first stage (which may be the same in the second stage). This stage is defined in two parts. A first part includes an adder with three inputs and a delay cell (i.e. D-latch) which consists in an integrator and feedback. A second part includes a D-latch and an adder with two inputs, which form the correction circuit. The adder of the correction circuit is in series with the first adder of the second stage. These two adders are equivalent to an adder with four inputs. In order to have the maximum sampling frequency, adders should have a minimum number of inputs and each input should have the minimum number of bits. The minimum number of input is two (without the carry input). One can modify the schematic of Fig.9 -a to optimize the number of inputs for each adders. Fig.9-b shows an example of this optimization. In this new schematic, two "special adders" are used. They are configured, with judicious choice of the a i coefficients, to inverse the sign bit of the first input as shown in Fig.10 . 
B. First and second stage topology
C. R+C+CC simulation results
The improved LPDS discussed herein has been implemented in 65nm CMOS technology. All cells (NOR, NAND, etc) are designed in classical static logic, excepted XOR and XNOR which used Passgate logic. Simulations are made from layout parasitics extraction R+C+CC. Table I gives the main characteristics of the LPDS. Two simulations are made, with and without correction circuit, in order to estimate the SNDR and the coding efficiency. They are evaluated for a GSM and UMTS cases. Coding efficiency is a criteria to evaluate the efficiency of the encoding method. LPDS generates a pulse train with an amplitude levels of ±∆ p and a total power is ∆ 2 p . P s is the power of the output signal as defined in the following equation.
where S p (f ) and f b are respectively the power spectral density of the pulse train and the bandwidth. The coding efficiency of the LPDS is then :
For GSM, SNDR is calculated by integrating the noise over a bandwidth of 100kHz and for UMTS over a bandwidth of 2.5MHz. Furthermore, SNDR is calculated as a function of the output signal power in order to be independent of the STF gain. For both standards, sampling rate is set to 4Ghz. Fig.11 shows the SNDR and the coding efficiency versus the input amplitude for the different standards. For UMTS a peak SNDR of 80.9dB and 111dB is achieved and the corresponding coding efficiency is 1.5% and 4.84% respectively without and with corrector. For GSM a peak SNDR of 126dB and 181dB is achieved and the corresponding coding efficiency is 1.53% and 4.83% respectively without and with corrector.
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Efficiency ( IV. CONCLUSION A new architecture of LPDS is proposed in this paper. This new architecture is based on the re-injection of the truncation error in order to increase the SNDR and the coding efficiency. Compared with a classical LPDS, SNDR is improved of 30dB, η is three time better and only 6 bits are used. The simulations with extracted parasitics shows a power consumption of 3.8mW@4GHz. More complex correction circuit with higher order LPDS can be used to improve the noise shaping even more.
